index - Equipe Secure and Safe Hardware

 

Dernières publications

Mots clés

Simulation Side-channel attacks Side-channel analysis Voltage Security and privacy Masking DRAM Application-specific VLSI designs Field Programmable Gates Array FPGA Spin transfer torque Electromagnetic Machine learning Internet of Things Masking countermeasure Process variation Protocols Side-Channel Attacks Elliptic curve cryptography Signal processing algorithms Dynamic range EMFI Lightweight cryptography Circuit faults CPA Logic gates Switches Reverse-engineering Hardware security Writing GSM Aging Linearity Computational modeling Routing Asynchronous 3G mobile communication FPGA ASIC Memory Controller Differential power analysis DPA Fault injection attack Energy consumption Estimation Fault attacks Confusion coefficient Power-constant logic AES Magnetic tunneling Information leakage Authentication Power demand Differential Power Analysis DPA Gem5 PUF Sensors Transistors Magnetic tunnel junction Countermeasures Side-channel attacks SCA Fault injection SoC Coq Field programmable gate arrays Hardware STT-MRAM Training TRNG Formal proof Random access memory FDSOI Robustness Neural networks Temperature sensors Convolution Side-Channel Analysis SCA OCaml RSA Cryptography Reverse engineering Image processing Resistance Costs MRAM Loop PUF Dual-rail with Precharge Logic DPL Defect modeling SCA Filtering CRT Formal methods Side-Channel Analysis Reliability Countermeasure Receivers Side-channel attack Intrusion detection Randomness Mutual Information Analysis MIA Security services Security

 

Documents avec texte intégral

217

Références bibliographiques

433

Open access

42 %

Collaborations